

Assymetrical full bridge converter for photovoltaic systems

Prabin James,Teena jacob

Abstract— This paper describes a step-up DC-DC converter, which main task is to increase the voltage from a low level drawn from a photovoltaic (PV) panel, to a high controlled level for a connected inverter. Photovoltaic cell operated with a maximum power point tracking technique. The converter also provides an electrical isolation of PV panels from the grid. In the DC-DC converter asymmetrical full bridge converter topology is used. The converter operates at high switching frequency to achieve small size of the power transformer. The main benefit of this converter is zero-voltage switching (ZVS) of primary MOSFETs and zero-current switching (ZCS) of rectifier diodes over the entire operating range. Advantage of used topology is that the converter can be controlled by a simple 8bit microcontroller (MCU). A simulated model with maximum efficiency was built to verify properties of the assymetrical full bridge converter DC-DC converter.

Index Terms— DC-DC converter, high-voltage gain, soft switching, zero-voltage switching (ZVS), zero-current switching (ZCS)..

I. INTRODUCTION

Nowadays the consumption of fossil fuels is on its maximum level, and new sources of oil or gas are discovered only rarely. And therefore we must think how we will compensate this deficit. One of options is using renewable power sources. Today the power of water and wind are most used. However with increasing development in photovoltaics the solar energy is more and more used nowadays. This increase is related to increasing efficiency of transformation of solar energy to electrical energy. Now, the common efficiency of PV cells is over 15 %, and in the laboratory was achieved efficiency up to 42 %. Rising demand on a market for photovoltaic is related to reducing cost of PV panels and benefits which many countries offer.

For using the energy drawn from PV panels, we need special type of a converter. The type of the converter depends on method how we use PV panels. If system of PV panels and converter is not connected to power grid, we talk about off-grid system. At no-load, the energy obtained from PV panels is usually stored in batteries. If the consumption of energy begins, the converter starts to transfer the energy to the load through the inverter. If the level of power obtained from PV panels is higher than the system can offer, the converter starts to draw the energy from batteries. Photovoltaic systems connected to an electric grid, called on-grid, are more often used today. In this case special inverters are used, which convert the energy from PV panels directly into the grid. It is desired to use the renewable energy sources with maximum efficiency. One of the possibilities of the technique is increase the power of the inverter. There are quantities of inverters for

PV systems on the market. Some inverters include DC-DC step-up converter, depending on whether the inverter is connected to the string of PV panels with voltage higher than the maximum value of the grid voltage.

2. PRINCIPLE OF OPERATION




Fig 1:proposed converter system

fig 1 shows a proposed model for asymmetrical full bridge converter with high-voltage gain. The asymmetrical pulse width modulation (APWM) technique is applied to the proposed converter to eliminate switching losses and maintain low conduction loss. The limitation of the maximum duty cycle disappears in the proposed topology. The proposed converter features high-voltage gain, fixed switching frequency, soft-switching operations of all power switches and output diodes, and clamped voltages across power switches and output diodes. The reverse recovery problem of the output diodes is significantly alleviated due to an additional inductor at the secondary side. Therefore, the proposed converter shows high efficiency and it is suitable for high-voltage applications. The proposed converter has four power switches S1 through S4. There is also the clamping capacitor C_c between top side switches S1 and S2 in the first bridge. The voltages across the switches S1 and S2 in the first bridge are confined to the

- Prabin James is currently pursuing masters degree program in Power electronics and drives in Calicut university, India, PH-+919446627278. E-mail: prabinjesus@mail.com
- Co-Author name is currently pursuing masters degree program in electric power engineering in University, India E-mail: teenajacob101@yahoo.co.in (This information is optional; change it according to your need.)

input voltage V_{in} . The clamping capacitor C_c can clamp the voltages across the switches S_3 and S_4 in the second bridge. The output stage of the proposed converter has a voltage doubler structure that consists of the secondary winding N_2 of the transformer T , the serial inductor L_s , the output capacitors C_{o1} , and C_{o2} , and the output diodes $Do1$ and $Do2$. According to the voltage doublers structure, the voltage gain increases and the voltage stresses of the output diodes are confined to the output voltage V_o without any auxiliary circuits. The equivalent circuit of the proposed converter is shown in Fig.3below




Fig 2. Equivalent circuit of the proposed converter

Its leakage inductance is included in the serial inductor L_s . To simplify the analysis, it is assumed that the clamping capacitor C_c has a large value and the voltage across C_c is constant as V_c under a steady state. Similarly, the output capacitor voltages are assumed to be constant as V_{o1} and V_{o2} , respectively.. The switch S_1 (S_4) and the switch S_2 (S_3) are operated asymmetrically and the duty cycle D is based on the switch S_1 (S_4). A small delay between driving signals for S_1 (S_4) and S_2 (S_3) is a dead time for the switches. It prevents cross conduction and allows ZVS.

3.




Fig 5 Mode 1

4. MODES OF OPERATION

The operation of the proposed converter during a switching period T_s is divided into four modes. Before t_0 , the switches S_2 and S_3 , and the output diode $Do1$ are conducting. At t_0 , the magnetizing current i_m and the secondary current is arrive at their minimum values I_{m2} and $-I_{Do1}$, respectively.

4.1 MODE 1 [T_0, T_1]:

At t_0 , the switches S_2 and S_3 are turned OFF. Then, the energy stored in the magnetic components

Similarly, the voltage v_{S4} starts to fall from $V_{in} + V_c$ and the voltage v_{S1} starts to fall from V_{in} . Since all the parasitic output capacitances C_1 through C_4 are very small, this transition time interval is very short and it is ignored in Fig. 3.4 When the voltages v_{S1} and v_{S4} arrive at zero, their body diodes D_1 and D_4 are turned ON. Then, the gate signals are applied to the switches S_1 and S_4 . Since the currents have all

$$i_{m(t)} = I_{m(2)} - \frac{V_m}{L_m}(t - t_0)$$

Since the voltage v_{Ls} across L_s is $nV_{in} + V_{o1}$, the secondary current is increases from its minimum value $-I_{Do1}$ as follows:

$$i_s(t) = -I_{Do1} + \frac{nV_{in} + V_{o1}}{L_s}(t - t_0)$$

In this mode, the switch currents i_{S1} and i_{S4} can be written by

starts to charge/discharge the parasitic capacitances C_1 through C_4 . Therefore, the voltages v_{S2} and v_{S3} start to rise from zero.

ready flown through D_1 and D_4 and the voltages v_{S1} and v_{S4} are clamped as zero before the switches S_1 and S_4 are turned ON, zero-voltage turn-ON of S_1 and S_4 is achieved. With the turn-ON of S_1 and S_4 , the primary voltage v_p across L_m is V_{in} . Then, the magnetizing current i_m increases linearly from its minimum value I_{m2} as follows:

$$i_{s1(t)} = i_{s4(t)} = I_{m2} - nI_{do1} + \left(\frac{V_{in}}{L_m} + \frac{n(nV_{in} + V_{o1})}{L_s}\right)(t - t_{o1})$$

4.2 MODE 2 [T_1, T_2]:




Fig 6 Mode 2

At t_1 , the currents i_s and i_{D01} arrive at zero and the diode D_{01} is turned OFF. Then, the output diode D_{02} is turned ON and its current increases linearly. Since the current changing rate of D_{01} is controlled by the serial inductor L_s , its reverse-recovery problem is significantly alleviated. Since the voltage v_{Ls} is $(nV_{in} - V_{o2})$ in this mode, the current is given by

$$i_s(t) = \frac{nV_{in} - V_{o2}}{L_s}(t - t_1)$$

Since the voltage v_p is not changed in this mode. In this mode, the switch current i_{S1} and i_{S4} can be written by

$$i_{S1(t)} = i_{S4(t)} = I_m(t) + \left(\frac{V_{in}}{L_m} + \frac{n(nV_{in} - V_{o2})}{L_s}\right)(t - t_1)$$

4.3 MODE 3 [T2, T3]:




Fig 7 Mode 3

In this mode, the switches S_1 and S_4 are turned OFF at t_2 . The parasitic capacitors C_1 and C_4 start to be charged from zero, whereas the parasitic capacitors C_2 and C_3 start to be discharged from V_{in} and $V_{in} + V_c$, respectively. With the same assumption as mode 1, this transition time interval is very short and it is ignored in Fig. 3.6 After the parasitic capacitors are fully charged and discharged, the voltages v_{S2} and v_{S3} become zero and the body diodes D_2 and D_3 are turned ON. Then, the gate signals are applied to the switches S_2 and S_3 . Since the currents have already flown through D_2 and D_3 and the voltages v_{S2} and v_{S3} are clamped as zero, zero-voltage turn-ON of S_2 and S_3 is achieved. With the turn-ON of S_2 and S_3 , the voltage v_p across L_m is $-(V_{in} + V_c)$. Then, the cur-

rent i_m decreases linearly from its maximum value I_{m1} as follows:

$$i_{m(t)} = I_{m1} - \frac{V_{in} + V_c}{L_s}(t - t_2)$$

Since the voltage v_{Ls} across L_s is $-(n(V_{in} + V_c) + V_{o2})$, the current $i_{s(t)}$ decreases from its maximum value I_{Do2} as follows:

$$i_{s(t)} = I_{Do2} - \frac{n(V_{in} + V_c) + V_{o2}}{L_s}(t - t_2)$$

In this mode, the switch currents i_{S2} and i_{S3} can be written by

$$i_{S2(t)} = i_{S3(t)} = -I_{m1} - I_{Do2} \left(\frac{V_{in} + V_c}{L_m} + \frac{n(n(V_{in} + V_c) + V_{o2})}{L_s}\right)(t - t_2)$$

4.4. MODE 4 [T4, T5]:




Fig8 :mode 4

In this mode, the currents i_s and i_{D02} arrive at zero and the diode D_{02} is turned OFF at t_3 . Then, the output diode D_{01} is turned ON and its current increases linearly. Since the current changing rate of D_{02} is controlled by L_s , its reverse-recovery problem is significantly alleviated. Since the voltage v_{Ls} is $-(n(V_{in} + V_c) - V_{o1})$, the current i_s is given by

$$i_{s2(t)} = i_{s3(t)} = I_{sm}(t_3) + \left(\frac{V_{in} + V_c}{L_m} + \frac{n(n(V_{in} + V_c) - V_{o1})}{L_s}\right)(t - t_3)$$

At the end of this mode, the currents i_m and i_s arrive at I_{m2} and $-I_{D01}$, respectively.

5. SIMULATION RESULTS

SPECIFICATION OF PROPOSED CONVERTER	
Input voltage	48V
Output voltage	367.4V

Maximum output power P_{omax}	150W
Switching frequency f_s	74 kHz
$TS = 1/f_s$	13.5 μ s
D	0.7
k	0.06

5.1 INPUT VOLTAGE WAVEFORM OF PROPSED CONVERTER

In the simulation diagram an input voltage of 48V DC is applied. The resulting waveform shown below. Input pulse is measured by multimeter.



Fig 9 Input DC voltage waveform

5.2 ZVS WAVEFORMS OF POWER SWITCHES

In the proposed converter system switches are zero voltage switched. In the simulation diagram double click the scope 8 and see ZVS waveform across the switches.

Simulation stop time = .005s

Sample time = 0.005e-5s




Fig 10 ZVS Matlab waveforms of the power switches

5.3 OUTPUT VOLTAGE WAVEFORM OF THE PROPOSED CONVERTER SYSTEM




Fig 11 Output voltage of the proposed converter system

5.4 ZCS WAVEFORMS OF OUTPUT DIODES




Fig 12 Zero current waveform across the diodes

When 48V is supplied to system older converter getting 4.1 voltage gain but 7.65 voltage gain getting new type of converter system.

6. CONCLUSION

In this paper, an asymmetrical full-bridge converter with high voltage gain has been presented. The ZVS of all power switches and ZCS of the output diodes are achieved. The proposed converter is able to provide a high efficiency and high-voltage gain with relatively low transformer turn ratio. Also, without any auxiliary circuits, the voltages across the switches and the output diodes are effectively clamped. Therefore, the proposed converter is suitable for high-voltage applications..

5 REFERENCES

- [1] R. J. Wai, W. H. Wang, and C. Y. Lin, "High-performance stand-alone photovoltaic generation system," *IEEE Trans. Ind. Electron.*, vol. 55, no. 1, pp. 240–250, Jan. 2008.
- [2] C. Wang and M. H. Nehrir, "Power management of a standalone wind/photovoltaic/fuel cell energy system," *IEEE Trans. Energy Convers.*, vol. 23, no. 3, pp. 957–967, Sep. 2008.
- [3] R. J. Wai and W. H. Wang, "Grid-connected photovoltaic generation system," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 3, pp. 953–964, Apr. 2008.
- [4] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Fules, "Voltage multiplier cells applied to non-isolated DC-DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 871–887, Mar. 2008.
- [5] E. H. Ismail, M. A. Al-Saffar, A. J. Sabzali, and A. A. Fardoun, "A family of single-switch PWM converters with high step-up conversion ratio," *IEEE Trans. Circuit Syst. I*, vol. 55, no. 4, pp. 1159–1171, May 2008.
- [6] Z. Liang, R. Guo, J. Li, and A. Q. Huang, "A high-efficiency PV module integrated DC/DC converter for PV energy harvest in FREEDM systems," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 897–909, Mar. 2011.
- [7] W.-S. Liu, J.-F. Chen, T.-J. Liang, and R.-L. Lin, "Multicascoded sources for a high-efficiency fuel-cell hybrid power system in high-voltage application," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 931–942, Mar. 2011.
- [8] A. Fiedler and H. Grotstollen, "Investigation of asymmetrical phase shifted full bridge," in *Proc. IEEE IECON*, 1995, pp. 434–439, 1995.
- [9] J. Zhang, G. Huang, and Y. Gu, "Asymmetrical full bridge DC-to-DC Converter," U.S. Patent 6 466 458, Oct. 15, 2002.
- [10] D. A. Grant, Y. Darroman, and J. Suter, "Synthesis of tapped-inductor switched-mode converters," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1964–1969, Sep. 2007.
- [11] L. Zhu, K. Wang, F. C. Lee, and J. S. Lai, "New start-up schemes for isolated full-bridge boost converters," *IEEE Trans. Power Electron.*, vol. 18, no. 4, pp. 946–951, Jul. 2003.
- [12] E. Adib and H. Farzanehfard, "Zero-voltage transition current-fed fullbridge PWM converter," *IEEE Trans. Power Electron.*, vol. 24, no. 4, pp. 1041–1047, Apr. 2009.
- [13] Y. Jang and M. M. Jovanovic, "A new family of full-bridge ZVS converters," *IEEE Trans. Power Electron.*, vol. 19, no. 3, pp. 701–708, May 2004.
- [14] M. Ordonez and J. E. Quaicoe, "Soft-switching techniques for efficiency gains in full-bridge fuel cell power conversion," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 482–492, Feb. 2011.

Ist author



Prabin James got b-tech degree in N.S.S College of engineering palakkad. Now He was done M-tech in Power electronics and drives in Nehru college of engineering and research centre pampady Thrissur, Kerala. He was doing M-tech project on converter systems of solar.

2nd author



Teena Jacob is M-tech in power electronics and Power systems. Now she is working as an assistant professor in Nehru college of engineering and research centre Thrissur